Notice of References Cited	Application/Control No. 10/681,070	Applicant(s)/Patent Under Reexamination TRAN ET AL.	
	Examiner James Golden	Art Unit 2187	Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	A	US-5,854,911	12-1998	Watkins, John E.	712/207
*	B	US-2004/0117556	06-2004	Kadi, Zafer	711/137
*	C	US-6,453,388	09-2002	Gonzales et al.	711/137
*	D	US-2005/0132173	06-2005	Moyer et al.	712/238
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Sunaga et al., "A Full Bit Prefetch Architecture for Synchronous DRAM's," in IEEE Journal of Solid State Circuits, Volume 30, Issue 9, September 1995.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.